CERN Accelerating science

RD53 Papers

Ultimi arrivi:
2018-07-24
07:46
Production chip combined requirements for ATLAS and CMS / Garcia-Sciveres, Maurice (University of California Berkeley (US)) /RD53 Collaboration
Draft for comment by the CMS collaboration
CERN-RD53-PUB-18-002.- Geneva : CERN, 2018 for review by experiments: PDF;

Record dettagliato - Record simili
2018-07-24
07:42
Production chip combined requirements for ATLAS and CMS / Garcia-Sciveres, Maurice (University of California Berkeley (US)) /RD53 Collaboration
Requirements draft for comment by ATLAS Collaboration
CERN-RD53-PUB-18-001.- Geneva : CERN, 2018 - 20. (for review by experiments): PDF;

Record dettagliato - Record simili
2017-10-09
04:59
The RD53A Integrated Circuit / Garcia-Sciveres, Maurice (Lawrence Berkeley National Lab. (US)) /RD53 Collaboration
Implementation details for the RD53A pixel readout integrated circuit designed by the RD53 Collaboration. This is a companion to the specifications document and will eventually become a reference for chip users. [...]
CERN-RD53-PUB-17-001.- Geneva : CERN, 2017 - 73. RD53A_Manual_V3-42: PDF;

Record dettagliato - Record simili
2015-12-13
22:04
RD53A Integrated Circuit Specifications / Garcia-Sciveres, Mauricio (Lawrence Berkeley National Lab. (US)) /RD53 Collaboration
Specifications for the RD53 collaboration’s first engineering wafer run of an integrated circuit (IC) for hybrid pixel detector readout, called RD53A. RD53A is intended to demonstrate in a large format IC the suitability of the technology (including radiation tolerance), the stable low threshold operation, and the high hit and trigger rate capabilities, required for HL-LHC upgrades of ATLAS and CMS. [...]
CERN-RD53-PUB-15-001.- Geneva : CERN, 2015 - 18. GDS file: GDS; RD53A chip specifications: PDF; Surface features: PDF; read me : TXT;

Record dettagliato - Record simili
2014-08-15
11:21
The RD53 Collaboration's SystemVerilog-UVM Simulation Framework and its General Applicability to Design of Advanced Pixel Readout Chips / Marconi, S. (CERN ; INFN, Perugia ; Perugia U.) ; Conti, E. (Perugia U. ; INFN, Padua) ; Placidi, P. (Perugia U. ; INFN, Perugia) ; Christiansen, J. (CERN) ; Hemperek, T. (Bonn U.)
The foreseen Phase 2 pixel upgrades at the LHC have very challenging requirements for the design of hybrid pixel readout chips. A versatile pixel simulation platform is as an essential development tool for the design, verification and optimization of both the system architecture and the pixel chip building blocks (Intellectual Properties, IPs). [...]
CERN-RD53-PUB-14-001; arXiv:1408.3232.- Geneva : CERN, 2014 - 15 p. - Published in : JINST 9 (2014) P10005 Fulltext: arXiv:1408.3232 - PDF; AIDA-PUB-2014-019 - PDF; IOP Open Access article: PDF; External link: Preprint

Record dettagliato - Record simili